Abstract -This paper presents a delay-locked frequency synthesizer implemented in 0.18pm CMOS technology. Symmetrical structures were employed io the circnit to reduce the inter-period jitter and phase noise. With the reference signal from an RF generator, the measured phase noise performance is of -105.5dBd
I. INTRODUCTION
The frequency synthesizer performs a crucial function in the modem communication systems. Phase-locked loop (PLL) synthesizers are presently dominant in this application. But new techniques which lead to improved phase noise performance are always being explored, with the delay-locked loop @LL) having become one of the most promising altematives. Compared to PLL-based synthesizers, whae phase noise caused by supply or substrate noise is accumulated indefinitely in the device's voltagecontrolled ring oscillators (VCO). those based on the DLLs display relatively low output phase noise power because of the lack of this accumulation in the DLL's volt-
age-controlled delay line (VCDL) [I].
To make it clear, discrete-time models of aPLL system and a DLL system were built as shown in Fig.1 . In the models, the intemal noise created within the VCO and the VCDL is both denoted as Q,(n), and the output noise is $,,(n). Suppose the reference comes from an ideal source. i.e.
= 0, where is the phase noise component in the reference signal, then the two transfer functions for both models are, where Kd is gain of the PD, F(zj is the transfer function of the loop filter; KVcDL and K , , is the gain of the VCDL and conditions that PLL and DLL employ the same PDs, filters and KvcD~=K,,. That is the result of phase noise accumulation in the VCO over the reference cycles while in DLL system no such noise accumulation over cycles happens.
In recent years, several DLL-based frequency synthesizers/clock generators have been reported, but their already-superior phase noise performance can be funher improved upon. This paper describes a frequency synthesizer utilizing new circuit ideas devised to further reduce output phase noise and its actual integrated implementaion. It operates over a wide input frequency range and generates a low phase-noise output running at nine times the reference signal. The measured phase noise of -105.5dBc/Hz at the offset of I O W from a carrier of 2.07GHz, its small active area and its low power consumption make this DLL-based The VCDL is a cascade of delay stages with the input f , coming from an extemal reference source and its total delay is tuned by the conml voltage (vd).
From those delay stages, it outputs nine sequential phase pulses (Pow,, Pod, ..., Pd). with the width half of the propagation delay of each delay stage. By feeding those multiple phase pulses to the combiner, the output signal whose frequency is nine times the reference frequency is generated when the loop is in lofk. The shucture of the VCDL and combiner makes the output signal insensitive to the duty cycle variation of the signals involved in edge combining, helping to reduce the inter-period timing jitter of the output caused by the duty cycle variations in the VCDL and any duty cycle error of the reference signal, thus the synthesizer output jiner is reduced effectively.
CIRCUIT IMPLEMENTATION

A. Voltage controlled delay line and edge combiner
The VCDL and the combiner are important components in this DLL-based frequency synthesizer, their performance being one of the main determinants of phase noise and jiner behavior. It is constructed to propagate the reference signal with an identical desired delay of each delay stage. In order to minimize the effect of jitter panem repeating caused by the mismatching among the nine delay stages involved in edge combining, the VCDL and the combiner are required to be designed as symmetrical as possible. Fig. 3 shows the schematic of the VCDL and its drive circuit which generates two control signals to tune the propagation delay. Additional two delay stages are used as an input buffer and the last delay stage at the end of the delay chain acting as a dummy load to balance the load so each delay stage has the similar load as its previous delay stages, and this load balancing helps to alleviate the jitter-panem repeating problem effectively. The Delay-"SE vdzL Fig. 3 . The VCDL and its drive circuit cell and drive-circuit transistors as well as the resistor were sized to provide the widest-possible tuning range for the specified DLL.
Each delay stage is made of two identical inverting delay cells connected in series as shown in the right diagram in Fig. 4 , and a more explicit diagram of the second cell inverter is on the right. From the figure, the voltageconmUing inverter-based delay cell employs powerswitch scheme followed by two ordinary inverters working as an output buffer. The minimum delay of the powerswitched invater is close to that of a single inverter since "dd t %+ P W l Fig. 4 . Schematic of the delay stage n in the VCDL the two control transistors neighboring to vdd and ground respectively, consequently reducing the impact of the conh u I signal on the inverter during charging and discharging, and the output swing is also relatively large. The effect of the noise at the output node of each delay stage can be minimized by keeping the edge transition times of the signals propagating in the delay line as small as possible. This is achieved by inserting an output buffer (composed of two inverters as mentioned in the above paragraph) after each of the cell's voltage-controlled delay s m c h m to minimize the effect of the load of each delay cell, and the use of two inverters in each buffer instead of just one is to compensate for duty-cycle variation. This compensation for dutysycle variation is important in DLLs because a phase shift introduced at one delay stage is propagated through the remainder, and multiple phase shift is accumulated in the circuit resulting in improper loop operation if the duty cycle variation in the VCDL is very large.
The edge-combming circuit can be considered as having two components, one which generates a succession of multiple phase pulses from the signals in the delay line, and the other one is the actual combination circuit combining those phase pulses.
The logical operation carried to produce the phase pulses mentioned above from the VCDL is:
PO"," = p,-I ' P,"""
where Pmm is the pulse output of the nth delay stage; Pn.1 is the input to the nth delay stage as well as the output of i h previous delay stage, and P , , is the inverted signal between the two delay cells in each delay stage as shown in Fig. 4 . The width of the phase pulse is half of the delay of each delay stage, and the pulses are only determined by the rising edges of the signals propagating through delay stages, so the synthesizer output is insensitive to the input duty cycle variation.
A "wire-OR" configuration in the combiner is used to assemble the VCDL pulses into the desired frequencymultiplied output signal. The short signal paths and inherent symmetry of the suucme result in a minimal phase-jitter contribution from the circuit.
E. P h s e detector
The phase detector employed in this desigo is a conventional non-dead-zone phase detector with a few extra gates connected to the lock detector as shown in Fig. 5 . When the lock detector output S,,, is low, the phase detector output S , is always high and the loop gives control to the LD, and the control voltage is increased to tune the delay of the VCDL in a way to minimize the phase error between f @ n d f& The case of the high level S,,,is analogous. When S,,, and Sd, are both high, the loop is under the control of the F' D and its outputs S , and S, , , , depend on the relative phases of its two inputs fdand fd,. 
C. Lock detecting cirruit
The function of the lock detection circuit is to prevent the loop from losing lock or falsely locking to zero cycle or multiple cycles instead of one cycle of the reference. It also eliminates the need for control-voltage initialisation. There are two lock-detector outputs, s, , , which indicates that the VCDL delay exceeds some value comparing with the period value of the reference and the control voltage should be increased, and s&,, which shows a VCDL delay that is too small and the control voltage should be decreased.
The delay-stage output phase alignment when the loop is in correct lock is diagrammed in Fig. 6 . Signals PI Fig. 6 . Delay-stage output phase alignment to P9 ue the outputs of Dstagel to Dstage9 respectively (shown in Fig. 3 ). When the DLL is in lock, at the sampling point, outpuh PI, P2. 3 and P4 a~e 'IOW', and P5 'high' if the delay between P, and P9 is equal to one period of the reference signal T. More generally, if the duty cycle of the signals propagating through this VCDL is 50%. the condition under which the sampling values of outputs PI. P,, P3 and P4 are 'low' is that the total delay of 4 delay stages is smaller than Tf2, or the total delay of the delay line should be smaller than 9T/8. Similarly, the condition under which the sampling values of P I , P2, P3. P4 and Ps are 'low' is that the total delay of 5 delay stages is smaller than Tl2, or the VCDL delay is smaller than 9T/lO. Therefore, Sme, is expressed If the duty cycle of the signals propagating through the delay line is not exactly 50%. the switching threshold of Sd, or S,,, may not be exactly equal to 8T/9 or 1 OT/9 respectively. However, the loop still works properly as lung as the signal duty cycle is not out of the range from 44% to 56%.
The schematic of the lock detecting circuit corresponding to the equations is shown in Fig. 7 
D. Charge pump and capacitorfilter
The charge pump and the loop filter work together to convert the phase difference into an analog voltage to tune the propagation delay of the VCDL. The CPLF combination is required for the DLL to achieve correct lock, and it can also make the capture range of the synthesizer dependent only on the tuning range of the VCDL. To reduce the in-lock error which appears as spurs in the synthesizer output, the current sourceisink mismatch was minimized. The filter is a ZOpF off-chip capacitor.
frequency: 100-18oMHz) Capacitor filter Active die area The phase noise at lokHz offset was measured as -105.5dBk. This shows an improvement upon the DLL-based frequency synthesizer output phase noise performances reported so far. Fig. 9 shows the measured output specmun at the carrier frequency of 1.575GHz, and the sideband spur is -31.33dBc. Table 1 summarizes the chip characteristics.
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V. CONCLUSION
The predictednoise reduction in the circuit based on the architecture was tested using measurements from an actual IC fabricated with CMOS 0.18pm technology. The circuit operates up to 2GHz with a supply voltage of 1.W. 
